

AMENDMENTS TO THE CLAIMS:

Kindly cancel claims 31 and 39, without prejudice, and amend claims 1, 12, and 34, as shown below.

This listing of claims will replace all prior versions and listings of claims in the Application:

Claim 1 (currently amended): A method of forming a circuit board, comprising the steps of:

- a. providing a non-conducting substrate having a top surface and a bottom surface;
- b. preheating the substrate from step a and forming a plurality of conductive pathways between said top surface and said bottom surface;
- c. ~~heating the substrate from step b and~~ forming a first circuit pattern on said top surface by direct image printing a conductive composition onto said top surface using electro-photographic, ink jet, relief press or lithographic printing techniques; and
- d. forming a second circuit pattern on said bottom surface by direct image printing a conductive composition onto said bottom surface using electro-photographic, ink jet, relief press or lithographic printing techniques.

Claim 2 (original): The method of claim 1, further comprising the step of printing one or more circuit devices on said first circuit pattern and on said second circuit pattern.

Claim 3 (original): The method of claim 2, wherein said circuit devices are selected from the group consisting of capacitors, inductors, resistors, transformers, and mixtures thereof.

Claim 4 (previously presented): The method of claim 3, wherein said first circuit pattern comprises a solderable component and a non-solder component, and further comprising the step of directly printing a solder mask on said non-solder component of said first circuit pattern and on said circuit devices printed on said first circuit pattern.

Claim 5 (previously presented): The method of claim 4, wherein said second circuit pattern comprises a solderable component and a non-solder component, and further comprising the step of directly printing a solder mask on said non-solder component of said second circuit pattern and on said circuit devices printed on said second circuit pattern.

Claim 6 (previously presented): The method of claim 1, wherein said top surface comprises a first conductor and said bottom surface comprises a second conductor, and wherein step b further comprises the steps of:

directly image printing an etch resist mask over a portion of said first conductor to form a plurality of first exposed areas;

directly image printing an etch resist mask over a portion of said second conductor to form a plurality of second exposed areas, wherein each of said plurality of first exposed areas is disposed above one of said plurality of second exposed areas;

removing said first conductor from each of said plurality of first exposed areas to form a plurality of first void areas on said top surface;

removing said second conductor from each of said plurality of second exposed areas to form a plurality of second void areas on said bottom surface;

forming a plurality of vias by connecting one of said plurality of first void areas with one of said plurality of second void areas;

plating said plurality of vias to form said plurality of conductive pathways between said top surface and said bottom surface.

Claim 7 (cancelled)

Claim 8 (previously presented): The method of claim 6, wherein step c further comprises:

direct image printing a plating resist mask on said top surface to define said first circuit pattern;

plating said top surface increase the thickness of said first circuit pattern;

removing said plating mask; and

removing any exposed first conductor.

Claim 9 (cancelled)

Claim 10 (previously presented): The method of claim 8, wherein step d further comprises:

direct image printing a plating resist mask on said bottom surface to define said second circuit pattern;

plating said bottom surface to increase the thickness of said second circuit pattern;

removing said plating mask; and

removing any exposed second conductor.

Claim 11 (cancelled)

Claim 12 (currently amended): A method of forming a multilayer circuit board, comprising the steps of:

a. providing a first substrate having a first top surface and a first bottom surface;

b. preheating the substrate from step a and forming a plurality of electrically conductive pathways between said first top surface and said first bottom surface;

c. ~~preheating the substrate from step b and~~ forming a first circuit pattern on said first top surface by direct image printing using electro-photographic, ink jet, relief press or lithographic printing techniques;

d. forming a second circuit pattern on said first bottom surface by direct image printing using electro-photographic, ink jet, relief press or lithographic printing techniques;

- e. supplying a second substrate having a second top surface and a second bottom surface;
- f. forming a plurality of electrically conductive pathways between said second top surface and said second bottom surface;
- g. forming a third circuit pattern on said second top surface by direct image printing using electro-photographic, ink jet, relief press or lithographic printing techniques;
- h. forming a fourth circuit pattern on said second bottom surface by direct image printing using electro-photographic, ink jet, relief press or lithographic printing techniques;
- i. supplying a first insulating layer having a first side and a second side;
- j. joining said first side of said first insulating layer to said first bottom surface, and joining said second side of said first insulating layer to said second top surface, such that said first insulating layer electrically insulates said second circuit pattern from said third circuit pattern;
- k. forming a plurality of electrically conductive pathways between said first circuit pattern, said second circuit pattern, said third circuit pattern, and said fourth circuit pattern.

Claim 13 (original): The method of claim 12, further comprising the step of printing one or more circuit devices on said first circuit pattern, on said second circuit pattern, on said third circuit pattern, and on said fourth circuit pattern.

Claim 14 (original): The method of claim 13, wherein said circuit devices are selected from the group consisting of capacitors, inductors, resistors, transformers, and mixtures thereof.

Claim 15 (previously presented): The method of claim 12, wherein said first top surface comprises a first conductor and said first bottom surface comprises a second conductor, and wherein step b further comprises the steps of:

direct image printing an etch resist mask over a portion of said first conductor to form a plurality of first exposed areas;

direct image printing an etch resist mask over a portion of said second conductor to form a plurality of second exposed areas, wherein each of said plurality of first exposed areas on said top surface is disposed above one of said plurality of second exposed areas on said bottom surface;

removing said first conductor from each of said first exposed areas to form a plurality of first void areas on said top surface;

removing said second conductor from each of said plurality of second exposed areas to form a plurality of second void areas on said bottom surface;

forming a plurality of vias by connecting one of said plurality of first void areas with one of said plurality of second void areas;

plating said plurality of vias to form said plurality of conductive pathways between said first top surface and said first bottom surface.

Claim 16 (previously presented): The method of claim 15, wherein step c further comprises:

direct image printing a plating resist mask on said first top surface to define said first circuit pattern;

plating said first top surface to increase the thickness of said first circuit pattern;

removing said plating mask; and

removing any exposed first conductor.

Claim 17 (cancelled)

Claim 18 (previously presented): The method of claim 16, wherein step d further comprises:

direct image printing a plating resist mask on said first bottom surface to define said second circuit pattern;

plating said bottom surface to increase the thickness of said second circuit pattern;

removing said plating mask; and

removing any exposed second conductor.

Claim 19 (cancelled)

Claim 20 (previously presented): The method of claim 12, wherein said second top surface comprises a first conductor and said second bottom surface comprises a second conductor, and wherein step f further comprises the steps of:

direct image printing an etch resist mask over a portion of said first conductor to form a plurality of first exposed areas;

direct image printing an etch resist mask over a portion of said second conductor to form a plurality of second exposed areas, wherein each of said plurality of first exposed areas on said top surface is disposed above one of said plurality of second exposed areas on said bottom surface;

removing said first conductor from each of said first exposed areas to form a plurality of first void areas on said top surface;

removing said second conductor from each of said plurality of second exposed areas to form a plurality of second void areas on said bottom surface;

forming a plurality of vias by connecting one of said plurality of first void areas with one of said plurality of second void areas;

plating said plurality of vias to form said plurality of conductive pathways between said second top surface and said second bottom surface.

Claim 21 (previously presented): The method of claim 20, wherein step g further comprises:

direct image printing a plating resist mask on said second top surface to define said third circuit pattern;

plating said second top surface to increase the thickness of said third circuit pattern;

removing said plating mask; and

removing any exposed first conductor.

Claim 22 (cancelled)

Claim 23 (previously presented): The method of claim 21, wherein step h further comprises:

direct image printing a plating resist mask on said second bottom surface to define said fourth circuit pattern;

plating said second bottom surface to increase the thickness of said fourth circuit pattern;

removing said plating mask; and

removing any exposed second conductor.

Claim 24 (cancelled)

Claim 25 (previously presented): The method of claim 12, further comprising the steps of:

l. supplying a third substrate having a third top surface and a third bottom surface;

m. forming a plurality of electrically conductive pathways between said third top surface and said third bottom surface;

n. forming a fifth circuit pattern on said third top surface by direct image printing;

o. forming a sixth circuit pattern on said third bottom surface by direct image printing;

p. supplying a second insulating layer having a first side and a second side;

q. joining said first side of said second insulating layer to said second bottom surface, and joining said second side of said second insulating layer to said third top surface, such that said second insulating layer electrically insulates said fourth circuit pattern from said fifth circuit pattern; and

r. forming a plurality of electrically conductive pathways between said first circuit pattern, said second circuit pattern, said third circuit pattern, said fourth circuit pattern, said fifth circuit pattern, and said sixth circuit pattern.

Claim 26 (previously presented): The method of claim 25, wherein said third top surface comprises a first conductor and said third bottom surface comprises a second conductor, and wherein step m further comprises the steps of:

direct image printing an etch resist mask over a portion of said first conductor to form a plurality of first exposed areas;

direct image printing an etch resist mask over a portion of said second conductor to form a plurality of second exposed areas, wherein each of said plurality of first exposed areas on said top surface is disposed above one of said plurality of second exposed areas on said bottom surface;

removing said first conductor from each of said first exposed areas to form a plurality of first void areas on said top surface;

removing said second conductor from each of said plurality of second exposed areas to form a plurality of second void areas on said bottom surface;

forming a plurality of vias by connecting one of said plurality of first void areas with one of said plurality of second void areas;

plating said plurality of vias to form said plurality of conductive pathways between said first top surface and said first bottom surface.

Claim 27 (previously presented): The method of claim 26, wherein step n further comprises:

direct image printing a plating resist mask on said first top surface to define said fifth circuit pattern;

plating said first top surface to increase the thickness of said first circuit pattern;

removing said plating mask; and

removing any exposed first conductor.

Claim 28 (cancelled)

Claim 29 (previously presented): The method of claim 27, wherein step o further comprises:

direct image printing a plating resist mask on said first bottom surface to define said sixth circuit pattern;

plating said bottom surface to increase the thickness of said second circuit pattern;

removing said plating mask; and

removing any exposed second conductor.

Claim 30-33 (cancelled)

Claim 34 (currently amended): The method of forming a circuit board, comprising the steps in sequence of:

a. supplying a non-conducting substrate having a top surface and a bottom surface each covered with a top and a bottom metallic layer, respectively;

b. heating the substrate from step a and direct image printing a pattern mask on the top and the bottom metallic layers, leaving exposed metallic patterns using electro-photographic, ink jet, relief press or lithographic printing techniques;

- c. building-up the exposed metallic patterns to increase the thickness thereof ~~employing a fusible ink;~~
 - d. removing the pattern mask whereby to expose previously unexposed portions of the metallic layers; and
 - e. etching the metallic layer coated substrate from step d whereby to remove a portion of the exposed metallic layers so that at least a portion of the built-up metallic patterns remain intact[[]].
- wherein said printing employs a fusible ink.

Claim 35 (previously presented): The method of claim 34, wherein said fusible ink comprises a polymeric binder ink containing colloidal metal.

Claim 36 (original): The method of claim 35, wherein the colloidal metal comprises colloidal silver or colloidal palladium.

Claim 37 (cancelled)

Claim 38 (previously presented): The method of claim 34, where the board is heated to a temperature in the range of 100°C-160°C.

Claims 39-40 (cancelled)